



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/905,187	07/12/2001	Richard C. Eden	IS9-018	3067

21567 7590 11/06/2002

WELLS ST. JOHN ROBERTS GREGORY & MATKIN P.S.
601 W. FIRST AVENUE
SUITE 1300
SPOKANE, WA 99201-3828

EXAMINER

FARAHANI, DANA

ART UNIT	PAPER NUMBER
----------	--------------

2814

DATE MAILED: 11/06/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/905,187

Applicant(s)

EDEN ET AL.

Examiner

Dana Farahani

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 8/15/02.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-28 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-28 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 8.
- 4) ☐ Interview Summary (PTO-413) Paper No(s) _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claim 1, 3-13, 15-17, 19-22, and 27 are rejected under 35 U.S.C. 102(b) as being anticipated by Sugawara et al., hereinafter Sugawara (U.S. Patent 4,794,441), newly cited.

Regarding claims 1, 3-13 15-17, and 19-22, Sugawara discloses in figure 6 an integrated circuitry comprising a monolithic semiconductor substrate (not explicitly shown, but inherent to the circuit. See column 7, lines 4-21); a plurality of field effect transistors, hereinafter FET, G1 and G2, formed having plurality of electrical contacts including plurality of gate contacts (where the letter G is written), connected to each other, and a plurality of power contacts including source contacts and drain contacts, wherein the FETs are coupled in parallel with one another to form a power semiconductor switching device and wherein respective ones of the power contacts of the FETs are coupled in common with one another, as can be seen in the figure; and auxiliary circuitry, that is the circuitry which comprises elements 1, 5, 9, 14, 15, and 20, formed and coupled with at least one of the FETs, G2, further providing control signals to the gates. Also, note that Switch 1 could be said to be a convert power controller, a zero-current switching/time circuit, and a load protection circuit.

Art Unit: 2814

Regarding claim 27, although not shown in the figure, but if it was shown the in the detailed image of the transistors in the substrate the source and drains would be adjacent to the surface.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 2 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugawara, as applied to claim 1 above, and further in view of Kremlev et al., hereinafter Kremlev (U.S. Patent 4,175,240), newly cited.

Sugawara does not expressly disclose planar field effect transistors and CMOS devices are used in the device. However, it would have been within the level of ordinary skill in the art to use planar field effect transistors, since it was known in the art that planar FETs are often used as switching transistors (see, for example, Kremlev, column 3, lines 51-62) .

5. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sugawara.

Sugawara discloses the limitation in claim 18 except for the auxiliary circuitry comprises CMOS device. However, it would have been within the level of ordinary skill in the art to use a CMOS transistor instead of bipolar one used in Sugawara, since

CMOS transistors can perform the same function as bipolar ones, but they occupy less space on the semiconductor chip structure.

6. Claims 23-26 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugawara as applied to claim 1 above, and further in view of Kalinsky et al., hereinafter Kalinsky (U.S. Patent 6,023,155), newly cited.

Sugawara discloses the claimed invention, as above discussed, except for common source and drains of the two transistors.

Kalinsky discloses FET 315 of figure 3B is a power MOS transistor. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use another transistor in parallel with G1 and G2, so it would have a common source/drain with one of G1 and G2, since parallel structure of the two identical transistors further enable control of current between the two nodes which is connected by the two transistors .

Response to Arguments

7. Applicant's arguments filed on 8/15/02 have been fully considered but they are not persuasive.

Regarding applicant's argument that Hendrickson does not disclose FETs coupled in parallel, note that this limitation is found in newly cited reference Sugawara.

Regarding applicant's request for some kind of evidence in order to show obviousness regarding the use of planar FET, the above new rejection on this matter is accompanied by newly cited reference, Kremlev.

In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning (regarding planar FETs), it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

Regarding applicant's argument that Hendrickson fails to disclose a gate driver to provide a control signal to the gates of transistors, this limitation is found in the newly cited reference, Sugawara. Also, gates of transistors 41 and 42 in Hendrickson are connected to each other through circuitry 43, which obviously could provide the same signal for the gate electrodes.

Regarding applicant's argument that Hendrickson did not anticipate claim 6, the examiner notes that claim 6 states "application specific integrated circuit" without explicitly stating the elements in the circuit. Therefore, any circuitry, including circuit 43, can be read on the claim. Likewise, zero-current switching/timing circuit can be for example circuit with elements 31, 33, and 11 of figure 6 in Hendrickson.

Although, only schematic circuits are shown in the references, the detailed structure of the circuits, if was shown, would have source and drain contacts adjacent to the surface of the substrate.

Finally, regarding applicant's argument that Hendrickson's transistors are switching transistors, the transistors are FETs, and a FET can be a power-switching device.

Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (703)305-1914. The examiner can normally be reached on M-F 8:00AM - 5:00PM.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703)306-2794. The fax phone numbers

Art Unit: 2814

for the organization where this application or proceeding is assigned are (703)308-7722 for regular and After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Dana Farahani
October 26, 2002



LONG PHAM
PRIMARY EXAMINER